A Voltage Sag Supporter Utilizing a PWM-Switched Autotransformer
A sag can cause serious problem to sensitive loads that use voltage-sensitive components such as adjustable speed drives, process control equipment, and computers [2] , [3] . Power systems supply power for a wide variety of different user applications, and sensitivity to voltage sags and swells varies widely for different applications. Some applications such as automated manufacturing processes are more sensitive to voltage sags and swells than other applications. For sensitive loads, even a voltage sag of short duration can cause serious problems in the manufacturing process. Normally, a voltage interruption triggers a protection device, which causes the entire branch of the system to shut down. In order to increase the reliability of a power distribution system, many methods of solving power quality problems, especially voltage sag, have been suggested. Many voltage sag mitigation schemes are based on inverter systems consisting of energy storage and power switches. Recently, to regulate power flow in the transmission system, flexible ac transmission systems (FACTS) devices such as a dynamic voltage restorer (DVR) and a distribution static synchronous compensator (D-STATCOM) that use the power electronics technology, especially inverter technology, has been introduced [4] - [6] . The advantages of the FACTS devices are their excellent dynamic capability. However, they are relatively expensive systems because of the inverter system. Existing methods of voltage sag mitigation using gate turn-off switches for pulsewidth modulation (PWM) need at least two switches per phase. Other methods use a direct ac-ac converter topology. In addition to requiring at least two switches per phase, they require energy storing reactive components.
In an effort to achieve the advantages of a fast response time, but at a significantly lower cost, the PWM switched autotransformer is proposed here [7] . The proposed system has only one PWM switch per phase with no energy storage, which is a very low cost solution for voltage sag mitigation. Any power electronic switch for a high voltage application is expensive, and the peripheral circuits such as gate drivers and power supplies are even more expensive than the device itself. The overall cost of power electronics-based equipment is nearly linearly dependent on the overall number of switches in the circuit topology. Hence, this paper suggests a scheme that uses only one PWM switch with no energy storage. Since fewer components are required in this scheme, the system becomes more reliable and less expensive. To efficiently mitigate the voltage sag event with the proposed scheme, many subsystem designs are required. In this paper, the analysis and design of the overall system, and experimental results are presented to demonstrate the validity of the proposed scheme. 
II. SINGLE SWITCH BOOSTING TOPOLOGY

A. Voltage Sag Mitigation Scheme Using ac Converters
Various ac converter technologies have been proposed for ac output voltage control [8] - [10] . The well-known dc to dc conversion technology has been adapted to ac to ac conversion technology. Also, mature PWM technology is used to regulate the output voltage as constant values during sags or swells. Fig. 1(a) shows the buck topology for a single-phase application. ac converters consist of two solid-state switches per one phase and require reactive elements such as a capacitor and an inductor. Since the current in the ac converter flows in both directions, static switches and diodes are serially connected to allow both directions current. Switches and operate complementarily, and there exists a turn-on delay between and switching to avoid a short circuit. Fig. 1(b) shows one example of an output voltage control scheme based on ac converters. A buck type converter with a boosting transformer is used for a voltage sag mitigation scheme, and the filter is included to generate a more sinusoidal output voltage.
B. The Proposed System
The ac converter topology is one of inexpensive approaches for realizing the voltage sag supporter. However, from Fig. 1(a) , it can be known that it uses two switches to conduct current in both directions. As the switch used for high voltage systems is expensive, the switch cost is a significant portion of the overall system cost. Therefore, minimizing the number of switches significantly reduces cost. Reducing the number of switches has a high priority in this new scheme. This paper considers two voltage mitigation schemes that use only one PWM switch for output voltage control. They are the so-called series type and shunt type schemes as shown in Fig. 2(a) and (b), respectively. The autotransformer shown in Fig. 2 is used in the proposed system to boost the input voltage instead of a two winding transformer. The autotransformer in Fig. 3 does not offer electrical isolation between primary side and secondary side but has advantages of high efficiency with small volume.
The names are based on how the injecting voltage is added to the output voltage. In the shunt type scheme, the switch is located before the autotransformer, and the developed voltage is injected in a shunt manner. In the series type scheme, the switch is located in the primary side of the autotransformer, and the developed voltage is serially added to the supply voltage. The relationships of the autotransformer voltage and current are expressed in (1) , where is the turns ratio. In this paper, a transformer with ratio is used to boost up to a 50% voltage sag. As the turns ratio equals 1:2, the magnitude of the load current (high voltage side) is the same as that of the primary current (low voltage side). From (1), it is clear that and . The series type and shunt type topologies are compared below to determine which one is preferable in a high voltage implementation. Initially, the magnitudes of the switch current and the voltage across the switch are compared. It is assumed that the duty-cycle of the switch is 100%. In the series type topology, since the switch is located in the autotransformer's primary side, the magnitude of the switch current equals the load current, whereas in the shunt type topology, the switch current is two times the load current. Based on the magnitudes of the switch currents in both topologies, the series type scheme is preferred. In the shunt type topology, the voltage across the switch in the off-state is equal to one half of the input voltage, while in the series type case, that is equal to the magnitude of the input voltage. Therefore, in the viewpoint of the voltage magnitude the shunt type is preferred.
This voltage sag supporter works for only a few seconds and remains in the off-state most of its operation time. Since the switch remains in the off-state for most of the time and must withstand the voltage across it, the voltage across the switch becomes an important factor when selecting the shunt or series type because it affects the expected lifetime of the switch. The voltage sag supporter will operate during severe weather conditions such as lightning. To determine the final topology, effects of surge voltage during a lightning strike must be considered. Voltage distributions of the system under lightning surge condition were examined by simulations [11] . These simulation results show that voltage distributions of the shunt configuration are lower than that of the series types both normal mode and sag supporting mode operations. Since the voltage across the switch is considered to be a more important factor for overall system safety in a high voltage application, the shunt type topology is chosen for the voltage sag mitigation scheme (1) Fig. 4 shows the basic configuration of the proposed new scheme. It consists of a single PWM insulated gate bipolar transistor (IGBT) switch in a bridge configuration, a thyristor bypass switch, output filters, an autotransformer, and the system controller. The IGBT, which makes up the high voltage bidirectional ac switch, operates only during a voltage sag condition and regulates the output voltage according to the PWM duty-cycle. The anti-parallel thyristor is used as the ac bypass switch. This bypass switch connects the input power to the load unless the sag condition is present. Using a static bypass, the efficiency of the voltage compensator is very high because during normal operation, power passes only through the thyristors. To filter out the switching noise and reduce harmonics, output filters (a main capacitor filter and a notch filter) are attached to the output side. To suppress the over voltage when the switches are turned off, RC snubber circuits are connected across every IGBT and thyristor. In this particular application, the magnitude of the input three-phase line-to-line voltage is 25 kV RMS, which is equivalent to 14.4 kV (20 kV peak) line-to-neutral single-phase voltage. Therefore, to keep the peak voltage of the switch under the rating of the switch, seven IGBT switching bridges are connected in series, operating as one ac switch valve, and four thyristors are connected in series for the bypass switch.
The main principle of controlling the output voltage can be explained as follows. The proposed voltage sag supporter starts the PWM switching when the input voltage becomes lower than 90% of nominal voltage. This compensator does not operate if the input voltage remains within 10% deviation of the nominal value, which is referred as normal condition. During normal conditions, the bypass switch remains on. On the other hand, when the sensing circuit detects more than 10% voltage sag, the voltage controller immediately commands turn-off process (commutation) of bypass switch and then commands the IGBTs to start PWM switching to regulate the output voltage. The operation principals and design considerations are explained in detail in following sections.
III. SYSTEM DESIGN
A. Snubber Design
In order to quickly and precisely control the output voltage or mitigate the input voltage sag, several design issues have to be considered. This section explains each design issue starting from the snubber design. Fig. 5 shows the IGBT switching element with a bridge configuration, which enables that load current can flow in both directions. The diode bridge arrangement is used to achieve bi-directionality at the lowest cost. When the switch is on, a positive current flows in the path , and a negative current flows in the path . When the switch turns off, the current in the switch changes its path to the RC snubber noted as and . The role of the snubber is to suppress the peak voltage during turn off. After turning off the IGBT, its current diverts to the snubber, so the energy stored in a current path is dumped into the snubber capacitor. To determine the snubber values, the system parameters should be known first and are shown in Table I . The normal current of the system is 60 A RMS, and its maximum value is chosen as 120 A RMS. In this scheme, seven serially connected switch blocks having 400 A/6.5 kV rating IGBT are used. It should be mention that even the break down voltage of the IGBT is 6.5 kV, the IGBT manufacturer recommends that the maximum voltage across the IGBT should not exceed 5 kV. It is because each component of the snubber has thermal variation and the tolerance of components especially snubber capacitors. The values for the snubber resistor and capacitor are chosen to prevent the peak voltage across the IGBT from exceeding 5 kV during the IGBT off-state. To determine the snubber resistor and capacitor components, the value of the resistor is examined at first. The resistor has two roles. One is to dampen the energy transfer to the capacitor when the IGBT turns off, and the other is to limit the capacitor discharge current when the IGBT turns on. The IGBT datasheet shows that the maximum peak repetitive current is 800 A. From the second role for limiting the initial discharging current of the capacitor, the resistor value is selected by from 5000 V/800 A 6.25 , so that the resistor value is chosen to be 7 .
The capacitor value is selected based on the 7-resistor. The approximate capacitance value of the snubber is determined by two conditions. The first condition is that the peak voltage during the IGBT off-state should be lower than 5 kV, and the second condition is that the capacitor voltage needs to discharge to lower than 10% of its charged value during the IGBT turn-on. When the minimum IGBT on-state time is greater than 2.5 RC, it satisfies the second condition. The minimum turn-on time of the system is around 500 s for 1.5 kHz IGBT switching frequency. Using the relation 500 2.5 , it results in 28.5 F, so that a 20-F snubber capacitor is selected. A 7-resistor and a 20-F capacitor are derived only from the condition of restricting the initial discharge current and discharge time of the snubber circuit, respectively. Therefore, it is necessary to validate whether or not the selected snubber values can prevent the IGBT voltage from exceeding 5 kV either by simulation or numerical analysis. A diagram of the equivalent circuit when the IGBT is off is shown in Fig. 6 , and from this diagram the voltage and current relation can be expressed as (2) In this figure, the ac switches are shown as one IGBT switch, represents the magnitude of sag voltage supported by the voltage sag supporter. Where and are the voltages of the ideal transformer in the primary and secondary . and are the primary and secondary resistance, respectively, and are the primary and secondary leakage inductance, respectively, and is the source inductance. By manipulating (2) with the assumptions that , , and (because of the 1:2 turns ratio transformer), a diagram of the equivalent circuit with equivalent parameters can be derived as Fig. 7 .
The equation for the snubber voltage can be derived from Fig. 7 , which is a second order equation, hence there exist two possible cases, under-damped and over-damped. From the previously determined values of 7 and 20 F, it is known that the circuit response is under-damped. Therefore, the capacitor voltage can be expressed as (3), and and K can be found by initial conditions. The initial snubber current is twice that of the load current and the initial capacitor voltage is zero by assuming that most capacitor voltage is discharged during the turn-on period (3) where The snubber voltage can be expressed in (4) The voltage across each snubber using (4) is shown in Fig. 8(a) , and Fig. 8(b) shows one cycle waveform simulated using PSPICE. The simulations have been done for the entire system as shown in Fig. 4 . In Fig. 8(b) , it can be shown that since a sinusoidal current flows through the ac switch, the envelope of the voltage waveform across the switch is also sinusoidal. The peak voltage occurs when the load current through the switch is at its maximum value. From Fig. 8 , it is clear that the peak voltage is below 5 kV using the selected resistor and capacitor values.
B. Voltage Controller
The voltage controller based on a Proportional Integral (PI) controller is shown in Fig. 9 . The input of the PI controller is the voltage error between the voltage reference and the load voltage . is the proportional gain, and is the integral gain. To avoid the wind-up phenomenon, the difference between the limiter's output and input is fed back to the PI controller input, which provides an anti-wind-up scheme. If the wind-up phenomenon is not corrected, a large voltage overshoot may occur at the moment of voltage recovery. To achieve faster response, a feed-forward scheme is used. The difference between the voltage reference and the measured input voltage is added to the output of the PI controller. For the input voltage sag, the output of the feed-forward instantaneously becomes positive, and this feedback is added to increase the actual duty-cycle of the IGBT switch, and vice versa. The feedforward control is an effective way to speed up the response time at the beginning of the voltage sag and reduce the overshoot at the moment of voltage recovery.
C. Voltage Detection
Voltage detection is important because it determines the dynamic performance of the voltage sag compensator. The magnitudes of the input and output voltages determine the PWM duty-cycle and the starting moment of compensation. Therefore, precise and fast voltage detection is an essential part of the voltage sag supporter. Several voltage detection methods have been documented for use in various voltage compensation schemes. Many approaches use the DQ transformation of the voltage in the synchronous reference frame. If three-phase parameters such as currents and voltages are balanced, the value of the DQ transformation results in constant dc values. In addition, the resulting dc values make the voltage controller design easier. The DQ transformation uses instantaneous values. Therefore, the detection time is much faster than other methods such as average, RMS, and peak detection. However, for the unbalanced voltage sag, this DQ transformation method does not show the instantaneous change of dc values; the output of the DQ transformation has a 120-Hz ripple component, which is twice the source voltage frequency. To get the dc values, a 120-Hz notch filter or a low-pass filter having its cutoff frequency lower than 120 Hz is recommended to remove the 120-Hz ripple component. The filtering using 120-Hz notch filter or low-pass filter causes delay in the voltage detection, hence it increases the detection time, which results in a delay in the overall response time.
To control and detect the voltage sag, the voltage control scheme used in this paper requires only the peak values of input and output voltages. Therefore, a simple method called the "peak detection method" [12] is used for detecting voltage. While the DQ transformation needs three-phase information, the peak detection method needs only a single-phase value. The low-pass filter having 300-Hz cutoff frequencies is implemented for eliminating measurement noises in the sensing circuits. The peak detection method is implemented as shown in Fig. 10 , and (5) forms the peak detection value as (5) The process of measuring the peak value can be explained as follows. The single-phase line-to-neutral voltage is measured, and the cosine value of this voltage is determined using a 90 phase shifter. Assuming a fixed value (60 Hz) for the line frequency, the 90 -shifted value can be found by either an analog circuit or by digital signal processing. Both components of voltage are squared and summed to yield . Obtaining the square root of results in the peak value of the detected voltage. Fig. 11 compares the detection time of voltage measurement, in which following three configurations are implemented. Case 1) Peak detection method with a second-order low-pass filter having 300 Hz cutoff frequency. Case 2) DQ transformation with a second-order low-pass filter having 50-Hz cutoff frequency. Case 3) DQ transformation with a 120-Hz notch filter.
The extended waveforms during starting and recovering voltage sag are shown in Fig. 11(b) and (c), respectively. The normalized voltage has a 40% voltage dig during sag event. The peak magnitude of voltage is slightly lower than the normalized voltage due to the attenuation caused by the low-pass filtering. From the figure, it can be shown that the measured value by the peak detection method changes between 96 to 57, which follows the peak value of the voltage. However, the measured value of the DQ transformation changed between 82 to 96, which is mean value of the variation during the voltage sag.
The values of DQ transformation are calculated using (6), in which three-phase values are transformed to stationary two-axis values , , and then these values are transformed to dq values , in the rotating frame. If voltage sags occur all three-phase, i.e., balanced case, the value of the DQ transformation results in dc constant value with the peak magnitude of the sag voltage. However, in unbalanced case the 120-Hz ripple magnitude is equal to the magnitude of the voltage dig. In case 3, even a second-order low-pass filter is used, the measured value has a significant 120-Hz ripple component. From the extended waveforms, it can clearly be seen that the detection time of the peak detection and the DQ with a notch filter is almost same. In the simulation, the angular position of the voltage for the DQ transformation is obtained without errors. However, it should be mentioned that if there exists a error in detecting the angular position, the calculated peak value of voltages is decreased due to the misalignment between the stationary and the rotating frames (6)
D. Output Filters
To reduce harmonic components of the output voltage, two filters are used. One is a notch filter and the other is a capacitive, low-pass filter. Usually less than 5% total harmonic distortion (THD) of the voltage is required in a power system. Firstly, the equivalent circuit is derived as shown in Fig. 12 wherein the total effective inductance, , consists of the source impedance and the leakage inductances of the transformer represented by, 4 2 . From Fig. 12 , it can be observed that the combination of the effective inductance and the output capacitor filter, , form a low-pass filter. As the source and leakage inductance work as a low-pass filer, it seems that a large source impedance is preferred to reduce the harmonics. The leakage inductance helps to reduce the harmonics, but the source inductance does not. Because the source voltage can have a significant distortion due to the voltage change caused by current ripple in the source impedance, the voltage distortion will increase as the source impedance goes up. The notch filter with a center frequency of the PWM switching is added to reduce harmonics caused by the PWM switching. This filter consists of a resistor, an inductor, and a capacitor in series. The impedance of the filter is given by (7) The resonant frequency 1/2 is tuned to the PWM switching frequency. The frequency response of the notch filer is different for each of the various combinations of the inductance and capacitance that result in the desired resonant frequency. To select the capacitor value of the notch filter, the common design rule such as generally the capacitor kVA chosen to 25%-30% of the total kVA rating is considered. There exist two capacitors in the output filters. One is the main capacitor filter, and the other is the capacitor in the notch filter. The notch filter is capacitive below the center frequency of the filter and inductive above the center frequency. At 60 Hz, since the notch filter works as a capacitor, it can be considered that there exist two parallel-connected capacitors. Therefore, the total 3-F capacitance resulting from 30% of the total kVA rating is equally divided to the main capacitor filter and the capacitor in the notch filter. Table II shows simulation results of THD in the output voltage corresponding to 20% and 40% voltage sag conditions under various switching frequencies and filter configurations with 120-A load current and 0.8 power factor. The central frequency of the notch filters is tuned to the switching frequency. As expected, the THD is decreased as the frequency increases. In this work, 1.5 kHz is chosen as the switching frequency of the 6.5-kV IGBT used for PWM switch, taking into consideration the on/off speed and power rating of the switch. Table II shows the necessity of the notch filter to suppress the voltage distortion. From Table II , it can be seen that the THD of the output voltage of the proposed system operated at 1.5 kHz is lower than 3% when using the notch filter and the capacitor filter having 30% of total KVA of the system.
E. Thyristor Commutation Scheme With Thyristor Current and Input Voltage
The thyristor is on during the normal voltage condition, i.e., in bypass mode, connecting power from the input to the load. To get a fast dynamic response, the static bypass switch is turned off as soon as the voltage controller detects a sag condition. In other words, the IGBT should be turned on as fast as possible to regulate the output voltage to avoid producing a worse voltage sag condition on the load. However, the thyristors are not self-commutating devices, i.e., they cannot be turned off by their gate signals. They can be turned off by either forced commutation or natural commutation. In forced commutation, the commutation logic (or circuit) imposes a reverse voltage bias across the thyristors, which turns them off within a few microseconds. In natural commutation, the thyristor naturally reaches the off-state after the current in the thyristor becomes zero. In this voltage control scheme, the thyristor commutation method is determined by the polarities of the input voltage and thyristor current. The commutation logic is explained as follows.
The arrow in Fig. 13 shows the direction of positive current flow. It is assumed that the input voltage is positive and a normal voltage condition exists. When a voltage sag event occurs, the voltage controller commands the thyristor gating to stop and commands the IGBT to initiate PWM switching. As the IGBT begins switching, the voltage at point 2 is higher than the input voltage at point 1 (because of the voltage boosting by the autotransformer). Thus, reverse bias is applied across the thyristor, and it turns off quickly. This means that turning-on the IGBT forces commutation of the thyristor if the input voltage and the thyristor current are both positive, i.e., they have the same polarity. However, in the case of a negative voltage and a positive current (i.e., different polarities) in Fig. 13 , turning on the IGBT causes more forward voltage bias to the thyristor because the voltage at point 2 is lower than that of point 1. Hence, turning on the IGBT cannot commutate the thyristor when polarities are different. Therefore, once a voltage sag event occurs and the thyristor gate signals are removed, the IGBT gate signal should remain in the off-state until the thyristor current becomes zero. The commutation logic for the current flowing in the negative direction is explained in the same manner. The commutation logic can be summarized as follows.
• Turn on the IGBT if the polarities of the thyristor current and the input voltage are the same.
• Keep the IGBT off, if the polarities are different and begin PWM after the thyristor current becomes zero.
IV. EXPERIMENTAL VALIDATION
A. Hardware Design
To verify the validity of the proposed new scheme, a prototype was developed using a digital signal processor (DSP) as shown in Fig. 14 . The DSP TMS320LF2407 is selected for the main controller, and it is a 16-b fixed-point DSP, designed especially for motor drive applications and embedded systems. The experiments have been done using 120 V low-voltage, while actual devices and their gate drivers for high voltage application are used as shown in Figs. 15 and 16. Fig. 15 shows the bidirectional PWM switch block consisting of a high voltage IGBT, stud diodes, and a snubber circuit (resistor and capacitor). The IGBT gate driver is mounted on the IGBT, and the IGBT is located in the center of Fig. 15 . The back-to-back connected thyristors and gate driver circuits are shown in Fig. 16 . In the experiment, two thyristors with a single gate driver having a common cathode connection are used.
Potential transformers (PT) are used to measure the input and the output voltage for monitoring the voltage sags and to serve as feedback for load voltage regulation. The current sensor is located at the thyristor pair branch and is used for checking the thyristor current polarity. Based on voltage and current feedbacks, the DSP generates the gate signals for the IGBTs and thyristors, which are transmitted through fiber optic cables that are connected to the gate drivers of the IGBT and thyristors. The switching frequency of the IGBT is 1.5 kHz. That of thyristor is 10 kHz, and the duty-cycle is 30%. To check the fault occurrence in thyristors every switching period of 100 s, a sampling frequency is selected to be 10 kHz. In other words, the thyristor gating pulse has a fixed duration of about 30 s. If the thyristor current remains above the latching current level, the thyristor can remain in an on-state without a gate signal. Therefore, after the current reaches the latching current level, the controller does not need to generate thyristor gate signals. However, to simplify the thyristor control logic and check the status of the thyristor, a short gate pulse at a frequency of 10 kHz is continuously applied to the gates.
The IGBT and thyristor gate drivers have another pair of fiber optic cables, which are used for checking the status of IGBTs and thyristors. The IGBT gate driver has protection circuits, such as under voltage and short circuit protection, and if a fault occurs, the protection circuit blocks the gating signal and informs the controller of a fault occurrence. To simulate a voltage sag condition, a sag generator consisting of two IGBT switching blocks, a variable transformer (Variac), gate drivers, and logic circuit has been developed as shown in Fig. 17 . The switching block has a bridge configuration that is the same configuration of the main IGBT PWM switch. Upper IGBT switch block is connected to the top tap of the Variac, and lower IGBT switch block is connected to the middle tap of the Variac. The magnitude of the voltage dip can easily be changed by varying the tap location of the Variac. In the IGBT switch block, in order to decrease the voltage spike during turn-off, a RCD snubber is used.
The logic circuit in the controller generates IGBT gate signals corresponding to the command of voltage sags. To simulate bypass mode, the logic circuit generates turn-on signal for and turn off signal for . When the voltage sag command occurs, the logic circuit gives turn on signal for and turn-off signal for . To avoid a short circuit due to the turning on both and switches, dead time is applied. To generate the dead time, a delay circuit using a resistor and a capacitor are used, and to avoid the variation in dead time caused by the variation of RC values, a relatively long dead time of 20 s is selected.
B. Software Design
Overview of the function of interrupts is shown in Table III . INT 1 is assigned to an external interrupt, which has the first priority. The DSP recognizes the external interrupt when the voltage level of XINT port becomes low. Any failure in switches and relay generates the external interrupt signal via the EPLD logic circuit. Rapidly to check faults of IGBTs and thyristors, the control board is designed to have the ports that show the occurrence of any fault of IGBT or thyristor. The status of switches is connected to latch circuits. Therefore, the DSP can determine where the fault occurs and can diagnose the device having the fault. There can exist several interrupt sources for one interrupt. In case of INT 2, there are two sources of timer period interrupt. One timer interrupt is assigned to generate 200 s period for the PWM service routine, and the other is used for 1 ms timer interrupt. Fig. 18 shows flowchart of the PWM service routine.
The PWM service routine has a role in generating the PWM signals. In this routine, the peak values of the input voltage and the output voltage are calculated and updated. If there is no sag condition, the DSP keeps the thyristors on, i.e., generating gating signal of the thyristors, and then escapes the routine. If the peak value of the input voltage is lower than the voltage sag limit, the control loop checks whether the commutation process is done or not. If the commutation done bit is set, the PI voltage controller generates the duty-cycle of the IGBT. As shown in the thyristor commutation logic, the commutation process depends on the polarity of the input voltage and the thyristor current. Therefore, A/D conversion of the thyristor current is carried out.
End of the commutation processes is determined by the magnitude of the thyristor current. A zero current in the thyristor means end of the thyristor commutation. In this case, the commutation done bit is set, and the PI control routine is carried out at next PWM interrupt service routine. If the current and the voltage have the same polarity, the controller generates a 50% duty-cycle for the forced commutation process, and for the different polarity, the duty of the IGBT has a zero to wait the thyristor current becomes zero by natural commutation. At next PWM service routine, the magnitude of thyristor current will be checked again to determine whether the commutation process is done or not. Fig. 19 shows the input voltage and the output voltage waveforms when the input voltage has a 20% sag. Fig. 19 shows that the output voltage is well regulated with a nominal 120 V by the proposed scheme. The corresponding voltage waveforms when the input voltage has a 40% sag are shown in Fig. 20. Fig. 20 shows that the output voltage becomes the desired 120 V within a half cycle. The figure also shows that there exists a voltage overshoot at the instant of voltage recovery caused by the detection delay in the voltage measurement.
C. Experimental Results
V. CONCLUSION A novel configuration of a voltage sag mitigation device along with its control logic, which compensates a voltage sag based on a PWM switched autotransformer, has been proposed. This voltage sag mitigation method is an economic and reliable solution because it reduces the total number of PWM switches. In addition to the basic configuration of the voltage mitigation method, many design issues such as RC turn off snubber, voltage detection, a voltage controller, and a thyristor commutation logic were investigated or suggested. Experimental results have been presented to show that this proposed system was able to mitigate the voltage sag with a fast dynamic response.
